## Signal Processor LSI for Single-chip CCD B/W Camera

## Description

The CXD3152R is a digital signal processor LSI for CCD black-and-white cameras. In addition to the CDS and AGC circuits of conventional analog signal processor LSI, this chip also features the ease of use and functions of digital signal processing.

## Features

- Supports $510 \mathrm{H} / 760 \mathrm{H}$ system CCD image sensors
- Supports EIA/CCIR modes
- Built-in CDS and AGC circuits
- Built-in 10-bit A/D converter
- Analog and digital signal output
- Right/left inverted (mirror image) output function
- Horizontal and vertical aperture correction function
- Gamma correction curve variable function
- Serial communication function ( $\mathrm{I}^{2} \mathrm{C}$ bus)
- Supports external sync functions
(when using the CXD2463R)
— Line lock/Vreset HPLL
- Supports backlight compensation functions
(when using the CXD2463R)
- Character input pin
- Blemish detection and compensation function


## Absolute Maximum Ratings

- Supply voltage VDD (3.3V) Vss -0.3 to +4.6 V

$$
\text { Vdd (5.0V) Vss }-0.3 \text { to }+6.0 \quad V
$$

- Input voltage $\mathrm{V}_{\mathrm{I}}(3.3 \mathrm{~V}) \mathrm{Vss}-0.3$ to $\mathrm{Vdd} 3+0.3 \mathrm{~V}$

VI (5.0V) Vss -0.3 to Vdd5 +0.3 V

- Output voltage $\mathrm{Vo}(3.3 \mathrm{~V}) \mathrm{Vss}-0.3$ to $\mathrm{V} d \mathrm{D} 3+0.3 \mathrm{~V}$

$$
\text { Vo (5.0V) Vss - } 0.3 \text { to Vdd5 + 0.3 V }
$$

- Storage temperature

Tstg $\quad-55$ to $+125 \quad{ }^{\circ} \mathrm{C}$

## Recommended Operating Conditions




## Applications

Various CCD black-and-white cameras

## Applicable CCD Image Sensors*

510 H system CCDs
ICX054BL/055BL (Type 1/3 EIA/CCIR)
ICX254AL/255AL (Type 1/3 EIA/CCIR)
ICX206AL/207AL (Type 1/4 EIA/CCIR)
ICX226AL/227AL (Type 1/4 EIA/CCIR)
760H system CCDs
ICX038DLA/039DLA (Type 1/2 EIA/CCIR)
ICX248AL/249AL (Type 1/2 EIA/CCIR)
ICX058CL/059CL (Type 1/3 EIA/CCIR)
ICX258AL/259AL (Type 1/3 EIA/CCIR)
ICX208AL/209AL (Type 1/4 EIA/CCIR)
ICX228AL/229AL (Type 1/4 EIA/CCIR)

## Supported Related LSIs <br> TG : CXD2463R

EEPROM : S-24C01B
(Seiko Instruments Co., Ltd.)
or equivalent product

* Applicable CCD Image Sensors are applicable products as of preparing this data sheet. They may be changed according to the version up and production stop of CCD image sensor.

[^0]Block Diagram


## Description of Functions by Block

## CDS \& AGC

- CDS

VDD1 $=5.0 \mathrm{~V}$
SHD/SHP external input: <SHD/SHP>
Brightness signal output for iris detection: <IRISOUT>

- AGC

VDD2 $=5.0 \mathrm{~V}$
AGC gain variable range: 8 to 22dB (typ.)
The gain is controlled by the 8 -bit DAC for DC voltage generation.
Manual setting possible by the register

## A/D Converter

- ADC

10 bits
VDd3 $=3.3 \mathrm{~V}$
The input block clamp circuit pulse is generated internally, and external input is impossible.
Built-in voltage follower for the reference voltage

## Digital Signal Processing

- DGC

DGC (digital gain control) operates at the maximum AGC (analog gain control) gain.
The gain can be controlled from 0 to approximately 8 times.
The aperture signal coring level is automatically controlled in conjunction with the gain.

- MIRROR

Right/left inverted output possible <MIRROR>

## - APCON

Horizontal and vertical aperture correction circuit
The circuit can be turned on and off by the setting pin. <APCON>
Fine adjustment possible by the register
The position at which the aperture correction signal is added can be switched to before or after gamma.

## - Gamma correction

4 patterns can be selected by the setting pins. <GAMMA1, GAMMA2>
7-line approximation
Adjustable by the register

- Oversampling

Sampling frequency selectable from 2 MCKI or (2MCKI/2)

## - PED

Standard setting: 7.5 IRE
Adjustable by the register

## - Character input

A 1-bit signal from an external pin can be added to the luminance signal. <CHARA> The gain can be set by the register.

## - Blemish detection and compensation function

Up to a total of 10 white point blemishes can be detected and compensated during dark signal.
Blemish addresses can be read out by serial communication.

## - Digital output

8-bit digital signal output

## D/A Converter

## - DAC

9 bits
Vdd6 = 3.3V
Supports $\mathbf{- 4 0}$ to +130 IRE output

## Timing Generation

## - Timing

Generation of various DSP internal signal processing pulses
Input clock frequencies:
EIA $(510 \times 492) \quad: 19.0699 \mathrm{MHz}$
CCIR $(500 \times 582): 18.9375 \mathrm{MHz}$
EIA $(768 \times 494) \quad: 28.63636 \mathrm{MHz}$
CCIR $(752 \times 582): 28.375 \mathrm{MHz}$
Slave operation according to the sync signal <CSYNC_IN> from an external TG: Composite sync input

## Gain Control

- Gain control

Built-in auto gain control circuit
The maximum AGC (analog gain control) and DGC (digital gain control) gains can be set individually by the registers.
AGC and DGC can be turned on and off individually by external pins. <AGC, DGC>
The gain control time constants can be set by the registers.
Supports backlight compensation

## Registers

- I ${ }^{2} \mathrm{C}$ bus

Various register settings: <SCL, SDA, REGRES>
Slave address: [A6:A0] = 0011111 (b)
Related pins: <SCL, SDA, REGRES>

## - External EEPROM

An EEPROM which supports the $\mathrm{I}^{2} \mathrm{C}$ bus can be connected.
Register values can be automatically read out during power-on.

## Pin Configuration



## Pin Description

| Pin <br> No. | Symbol | I/O |  |
| :---: | :--- | :---: | :--- |
| 1 | VDD1 | P | Analog power supply (5.0V) |
| 2 | CCDIN | I | Image signal input from CCD |
| 3 | CAP1 | O(A) | CDS DC bias output <br> Connect to GND via an approximately 0.1 $\mu$ F capacitor. |
| 4 | CAPA2 | O(A) | Gain control amplifier DC bias output <br> Connect to GND via an approximately 0.1 $\mu$ F capacitor. |
| 5 | IRISOUT | O(A) | Image signal output for iris detection |
| 6 | YOUT | O(A) | AGC image signal output |
| 7 | YIN | I(A) | Image signal input to ADC <br> Normally input YOUT via an approximately 0.01 $\mu$ F capacitor. |
| 8 | CAPB2 | I(A) | ADC input clamp level (DC) input <br> High reference (REFHIN) reference level |
| 9 | Vss1 | P | Analog GND |
| 10 | MONITOR | O(A) | Output for monitoring the signal input to ADC |
| 11 | Vss2 | P | Analog GND |
| 12 | VDD2 | P | Analog power supply (5.0V) |
| 13 | REFHIN | I(A) | ADC high reference input |
| 14 | REFLIN | I(A) | ADC low reference input |
| 15 | REFH | O(A) | ADC high reference output |
| Connect to GND via an approximately 0.1 $\mu$ F capacitor. |  |  |  |


| $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | Symbol | I/O | Description |
| :---: | :---: | :---: | :---: |
| 31 | MCKPHS | 1 | 2MCKI input polarity switching 0 : Through, 1: Inverted |
| 32 | Vss5 | P | Digital GND |
| 33 | CVREF | O(A) | DAC reference voltage output Connect to GND via $0.1 \mu \mathrm{~F}$. |
| 34 | COMP | O(A) | DAC phase compensation. Connect to GND via $0.1 \mu \mathrm{~F}$. |
| 35 | Vss6 | P | Digital GND |
| 36 | Vdo6 (3.3V) | P | Digital power supply (3.3V) |
| 37 | RREF | O(A) | DAC reference voltage generation Normally connect to GND via $3.3 \mathrm{k} \Omega$. |
| 38 | ANAB | O(A) | DAC negative output. Normally connect to GND via 200 2 . |
| 39 | ANA | O(A) | DAC positive output. Normally connect to GND via $200 \Omega$. |
| 40 | REGRES | I* | Register reset. All registers reset to the default when low. |
| 41 | SDA | 1/O* | ${ }^{2} \mathrm{C}$ bus data line |
| 42 | SCL | 1/0* | $1^{2} \mathrm{C}$ bus clock line |
| 43 | OEB | 1 | Digital output (Y0 to Y7) control. <br> 0: Output, 1: Hi-Z |
| 44 | Y0 | 0 | Digital signal output (LSB) |
| 45 | Y1 | 0 | Digital signal output |
| 46 | Y2 | $\bigcirc$ | Digital signal output |
| 47 | Y3 | $\bigcirc$ | Digital signal output |
| 48 | Y4 | $\bigcirc$ | Digital signal output |
| 49 | Vss7 | P | Digital GND |
| 50 | Y5 | $\bigcirc$ | Digital signal output |
| 51 | Y6 | 0 | Digital signal output |
| 52 | Y7 | $\bigcirc$ | Digital signal output (MSB) |
| 53 | MCKO | 0 | Y0 to Y7 latch clock output |
| 54 | CHARA | ${ }^{*}$ | Character signal input |
| 55 | 2MCKI | I* | Reference clock input |
| 56 | VdD7 | P | Digital power supply (3.3V) |
| 57 | EIA | I* | TV mode switching 0: EIA, 1: CCIR |
| 58 | CCD | $I^{*}$ | CCD number of horizontal pixels switching $0: 510 \mathrm{H}$ system, $1: 760 \mathrm{H}$ system |
| 59 | CSYNC_IN | I* | Composite sync input |
| 60 | BLCW1 | I* | Backlight compensation window switching |
| 61 | BLCW2 | I* | 00: Full-screen photometry, 01: Bottom photometry 10: Center photometry, 11: Bottom + center photometry |
| 62 | SHD | I* | Data block sampling pulse input |


| Pin <br> No. | Symbol | I/O |  |
| :---: | :--- | :---: | :--- |
| 63 | SHP | I $^{*}$ | Precharge block sampling pulse input |
| 64 | GOUT | O(A) | AGC gain control voltage output (DAC output) <br> Connect to GND via an approximately $0.1 \mu \mathrm{~F}$ capacitor. |

Note 1) Asterisks $\left(^{*}\right)$ indicate that either 3.3V or 5.0V input is possible.
Note 2) The I/O column symbol meanings are as follows.
I : Digital input
O : Digital output
I/O : Digital input/output
I(A) : Analog input
$\mathrm{O}(\mathrm{A})$ : Analog output
P : Power supply/GND

## Logic Block Electrical Characteristics

## DC Characteristics

3.3V Block
$(\mathrm{VdD}=3.0$ to $3.6 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V})$

| Item | Symbol | Conditions | Min. | Typ. | Max. | Unit | Applicable pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input high level voltage | VIH | CMOS supported | 0.7Vdd | - | - | V | *1 |
| Input low level voltage | VIL |  | - | - | 0.2Vdd | V |  |
| Input high level voltage | VIH | CMOS Schmitt supported | 0.75 VDD | - | - | V | *2, *4 |
| Input low level voltage | VIL |  | - | - | 0.15Vdd | V |  |
| Output low level voltage | Vol | $\mathrm{loL}=4 \mathrm{~mA}$ | - | - | 0.4 | V | *4 |
| Output high level voltage | VOH | $\mathrm{IOH}=-4 \mathrm{~mA}$ | VDD - 0.8 | - | - | V | *3 |
| Output low level voltage | Vol | $\mathrm{loL}=4 \mathrm{~mA}$ | - | - | 0.4 | V |  |
| Input leak current | IIL | $\mathrm{V}_{\mathrm{I}}=\mathrm{V} \mathrm{VD}$, $\mathrm{V}_{\text {SS }}$ | -10 | - | +10 | $\mu \mathrm{A}$ | *1, *2, *4 |
| Output leak current | loz | At high impedance output | -10 | - | +10 | $\mu \mathrm{A}$ | *3, *4 |

Note 1) The applicable pins correspond to the following symbols.
*1 AGC, APCON, BLCW1, BLCW2, CCD, CHARA, MCKPHS, CSYNC_IN, DEFECT, DGC, EIA, GAMMA1, GAMMA2, 2MCKI, MIRROR, TEST, OEB (input)
*2 REGRES
*3 MCKO, Y0 to Y7 (output)
*4 SCL, SDA (I/O)

Note 2) The ANA, ANAB, COMP, CVREF, REFBIAS, REFH, REFL and RREF pins are not included in the DC characteristics.

### 5.0V Block

$(\mathrm{VDD}=4.75$ to $5.25 \mathrm{~V}, \mathrm{VSS}=0 \mathrm{~V})$

| Item | Symbol | Conditions | Min. | Typ. | Max. | Unit | Applicable pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input high level voltage | VIH | CMOS supported | 0.7Vdd | - | - | V | *5 |
| Input low level voltage | VIL |  | - | - | 0.3VDD | V |  |
| Input leak current | IIL | $\mathrm{V}_{\mathrm{I}}=\mathrm{V} \mathrm{DD}, \mathrm{V}$ Ss | -10 | - | +10 | $\mu \mathrm{A}$ | *5 |

Note 1) The applicable pins correspond to the following symbols.
*5 SHD, SHP (input)

Note 2) The CAP1, CAPA2, CAPB2, CCDIN, REFHIN, REFLIN, YIN, GOUT, IRISOUT, MONITOR and YOUT pins are not included in the DC characteristics.

AC Characteristics
(Output load: $\mathrm{Cl}=50 \mathrm{pF}$ )

| Item | Symbol | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| CSYNC_IN fall setup time, activated by the falling edge of 2MCKI | tsu1 | 10 | - | - | ns |
| CSYNC_IN fall hold time, activated by the falling edge of 2MCKI | thd1 | 10 | - | - | ns |
| Delay time from the falling edge of 2MCKI to MCKO output | tdly1 | - | - | 20 | ns |
| CSYNC_IN fall setup time, activated by the rising edge of 2MCKI | tsu2 | 10 | - | - | ns |
| CSYNC_IN fall hold time, activated by the rising edge of 2MCKI | thd2 | 10 | - | - | ns |
| Delay time from the rising edge of 2MCKI to MCKO output | tdly2 | - | - | 20 | ns |
| CHARA setup time, activated by the falling edge of MCKO | tsu3 | 0 | - | - | ns |
| CHARA hold time, activated by the falling edge of MCKO | thd3 | 20 | - | - | ns |
| Delay time from the falling edge of MCKO to Y0 to Y7 output | tdly3 | - | - | 15 | ns |
| Power-on reset time | tpor | 1 | - | - | $\mu \mathrm{s}$ |
| Reset pulse width | trst | 1 | - | - | $\mu \mathrm{m}$ |
| SCL clock frequency | fscl | - | - | 500 | kHz |
| SCL clock high level width | thigh | 700 | - | - | ns |
| SCL clock low level width | tlow | 700 | - | - | ns |
| SDA setup time, activated by the rising edge of SCL | tsu4 | 30 | - | - | ns |
| SDA hold time, activated by the falling edge of SCL | thd4 | 0 | - | - | ns |
| Delay time from the falling edge of SCL to SDA low level output | tdly4 | - | - | 20 | ns |
| Delay time from the falling edge of SCL to SDA output floating | tdly5 | - | - | 15 | ns |
| SHP rise time, activated by the falling edge of 2MCKI | tdly6 | - | - | - | ns |
| SHD rise time, activated by the falling edge of 2MCKI | tdly7 | 0 | - | 30 | ns |

## Master Clock Generation Timing

(1) MCKPHS = low

(2) MCKPHS = high


Video Signal related Input/Output Timing


## Reset Timing


$1^{2} \mathrm{C}$ bus Timing


## Analog Signal Processing Sampling Pulse Timing



Note 1) When MCKPHS = low

## Analog Block Electrical Characteristics

10-bit A/D Converter Electrical Characteristics
$\left(\mathrm{Vdd} 3=3.3 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Resolution | RES | - | - | 10 | Bits |  |
| Conversion frequency | Fs | - | 15 | 20 | MSPS |  |
| Nonlinearity error | I.L. | - | - | $\pm 2.0$ | LSB | DC accuracy |
| Differential nonlinearity error | D.L. | - | - | $\pm 1.0$ | LSB | DC accuracy |

* For the test circuit conditions, refer to the Analog Characteristics Test Circuit.
* For the power supply names, refer to the symbols in the Pin Description.

9-bit D/A Converter Electrical Characteristics
$\left(\mathrm{VdD6}=3.3 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Resolution | RES | - | - | 10 | Bits |  |
| Conversion frequency | Fs | - | - | 20.0 | MSPS |  |
| Zero scale output voltage | VzeRo | -15 | 0 | 15 | mW |  |
| Full scale output voltage | VFULL | 1.21 | 1.30 | 1.43 | V |  |
| Full scale output current | IFULL | 0 | 6.6 | 16.5 | mA |  |
| Nonlinearity error | I.L. | - | - | $\pm 2.0$ | LSB | DC accuracy |
| Differential nonlinearity error | D.L. | - | - | $\pm 1.0$ | LSB | DC accuracy |

[^1]* For the power supply names, refer to the symbols in the Pin Description.

CDS-AGC Electrical Characteristics
$\left(\mathrm{VDD1}, 2=5.0 \mathrm{~V}, \mathrm{VDD} 3=3.3 \mathrm{~V}, \mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CAP1 DC level | CAP1 | 1.5 | 1.6 | 1.7 | V | CAP1 output DC level CCDIN $=1.6 \mathrm{~V}(\mathrm{DC})$ GOUT $=1.5 \mathrm{~V}$ |
| CAPA2 DC level | CAPA2 | 2.5 | 3.0 | 3.5 | V | CAPA2 output DC level $\begin{aligned} & \mathrm{CCDIN}=1.6 \mathrm{~V}(\mathrm{DC}) \\ & \mathrm{GOUT}=1.5 \mathrm{~V} \end{aligned}$ |
| CDS DC level | CDSDC | 2.9 | 3.4 | 3.9 | V | YOUT output DC level $\begin{aligned} & \mathrm{CCDIN}=1.6 \mathrm{~V}(\mathrm{DC}) \\ & \mathrm{GOUT}=2.5 \mathrm{~V} \end{aligned}$ |
| AGC DC offset 1 | GCOF1 | -0.2 | 0 | 0.2 | mV | $\begin{aligned} & \text { GCOF1 }=\mathrm{V} 4-\mathrm{CDSDC} \\ & \mathrm{~V} 4=\mathrm{YOUT} \text { output DC level } \\ & \text { CCDIN }=1.6 \mathrm{~V}(\mathrm{DC}) \\ & \mathrm{GOUT}=1.5 \mathrm{~V} \end{aligned}$ |
| AGC DC offset 2 | GCOF2 | -0.4 | 0 | 0.4 | mV | $\begin{aligned} & \text { GCOF2 }=\text { V5 }- \text { CDSDC } \\ & \text { V5 }=\text { YOUT output DC level } \\ & \text { CCDIN }=1.6 \mathrm{~V} \text { (DC) } \\ & \text { GOUT }=0.5 \mathrm{~V} \end{aligned}$ |
| AGC minimum gain characteristics (Note 1) | AGCG1 | 3.3 | 6.4 | 8.7 | dB | YOUT output gain CCDIN $=$ S1 ${ }^{(\text {Note } 2)}$ GOUT $=3.3 \mathrm{~V}$ |
| AGC maximum gain characteristics (Note 1) | AGCG2 | 15.7 | 18.8 | 21.1 | dB | YOUT output gain CCDIN = S1 (Note 2) GOUT $=0 \mathrm{~V}$ |
| AGC D range 1 | AGCD1 | 1.9 | 2.2 | 2.7 | V | YOUT output AC level CCDIN $=$ S1 (Note 3 ) GOUT $=0.5 \mathrm{~V}$ |
| AGC D range 2 | AGCD2 | 1.6 | 2.0 | 2.7 | V | YOUT output AC level CCDIN = S1 ${ }^{\text {(Note } 3)}$ GOUT $=2.5 \mathrm{~V}$ |
| IRIS DC level | IRISDC | 1.6 | 2.2 | 2.6 | V | IRISOUT DC level $\begin{aligned} & \mathrm{CCDIN}=1.6 \mathrm{~V}(\mathrm{DC}) \\ & \mathrm{GOUT}=3.3 \mathrm{~V} \end{aligned}$ |
| IRIS gain | IRISG | 8.3 | 9.5 | 10.7 | dB | $\begin{aligned} & \text { IRISOUT gain } \\ & \text { CCDIN }=\text { S2 } 2(\text { Note } 4) \\ & \text { GOUT }=3.3 \mathrm{~V} \end{aligned}$ |
| IRIS D range | IRISDR | 1.6 | 2.1 | 2.7 | V | IRISOUT AC level CCDIN = S2 (Note 5) GOUT $=3.3 \mathrm{~V}$ |

* For the test circuit conditions, refer to the Analog Characteristics Test Circuit.
* For the power supply names, refer to the symbols in the Pin Description.

Note 1) Refer to the AGC Gain Characteristics.
Note 2) $\mathrm{S} 1: \mathrm{Va}=100$ to $400 \mathrm{mV}, \mathrm{Vb}=1.6 \mathrm{~V}(\mathrm{Va}=$ peak to peak, $\mathrm{Vb}=$ peak to GND$)$
Note 3) S1: $\mathrm{Va}=1000 \mathrm{mV}, \mathrm{Vb}=1.6 \mathrm{~V}$
Note 4) S2: $\mathrm{Va}=400 \mathrm{mV}, \mathrm{Vb}=1.6 \mathrm{~V}$
Note 5) $\mathrm{S} 2: \mathrm{Va}=1000 \mathrm{mV}, \mathrm{Vb}=1.6 \mathrm{~V}$

CLP Electrical Characteristics
(VDD1, $\left.2=5.0 \mathrm{~V}, \mathrm{Vdd} 3=3.3 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test conditions |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| CAPB2 DC level | CAPB2 | 2.6 | 2.7 | 2.8 | V | $\begin{array}{l}\text { CAPB2 output DC level } \\ \text { SW1 }=\mathrm{A}, \text { SW2 }=\mathrm{A}\end{array}$ |
| CLP DC level | CLPDC1 | 2.6 | 2.7 | 2.8 | V | $\begin{array}{l}\text { MONITOR output DC level } \\ \text { CLP }=\text { "H" } \\ \text { SW1 }=\mathrm{A}, \text { SW2 }=\mathrm{A}\end{array}$ |
| CLP gain | CLPG | 0 | 0.6 | 1.2 | dB | $\begin{array}{l}\text { MONITOR output gain } \\ \text { SW1 }=\mathrm{B}, \text { SW2 }=\mathrm{B}\end{array}$ |
| YIN = S4 (Note 1) |  |  |  |  |  |  |\(\left.] . \begin{array}{l}MONITOR output AC level <br>


SW1 = B, SW2 = A\end{array}\right]\)| YIN = S3 (Note 2) |
| :--- |

* For the test circuit conditions, refer to the Analog Characteristics Test Circuit.
* For the power supply names, refer to the symbols in the Pin Description.

Note 1) $\mathrm{S} 4: \mathrm{Va}=1000 \mathrm{mV}, \mathrm{Vb}=2.75 \mathrm{~V}(\mathrm{Va}=$ peak to peak, $\mathrm{Vb}=$ peak to GND$)$
Note 2) S3: $\mathrm{Va}=2000 \mathrm{mV}, \mathrm{Vb}=3.6 \mathrm{~V}$

OPAMP Electrical Characteristics
$\left(\mathrm{VdD1} 1,2=5.0 \mathrm{~V}, \mathrm{~V} D 3=3.3 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test conditions |
| :---: | :--- | :---: | :---: | :---: | :---: | :--- |
| OPAMP DC H | OPH | 2.8 | 2.9 | 3.0 | V | REFH output DC level <br> SW1 $=$ A, SW2 $=$ A |
| OPAMP DC L | OPL | 0.8 | 0.9 | 1.0 | V | REFL output DC level <br> SW1 $=\mathrm{A}$, SW2 $=$ A |

* For the test circuit conditions, refer to the Analog Characteristics Test Circuit.
* For the power supply names, refer to the symbols in the Pin Description.

AGC Gain Characteristics (VDD1, $2=5.0 \mathrm{~V}, \mathrm{~V} D \mathrm{D} 3=3.3 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ )


AGC Gain Characteristics
Analog Characteristics Test Circuit


Analog Input/Output Pin Equivalent Circuits

| Pin <br> No. | Symbol | I/O | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: | :---: |
| 5 | IRISOUT | O | $\rightarrow \quad$ VDD1, 2 | Video signal output pin for iris detection Maximum output amplitude $=2.10 \mathrm{Vp}-\mathrm{p}$ (typ.) |
| 6 | YOUT | O |  | Video signal output pin of gain control amplifier (AGC) <br> Maximum output amplitude $=2.25 \mathrm{Vp}-\mathrm{p}$ (typ.) <br> Black level $=3.40 \mathrm{~V}$ DC (typ.) |
| 10 | MONITOR | O | $77 \quad 7 \pi$ | Video signal output of analog clamp circuit Monitor pin for input signal to ADC Black level $=2.75 \mathrm{~V}$ DC (typ.) |
| 2 | CCDIN | 1 |  | Maximum input amplitude $=3.40 \mathrm{Vp}-\mathrm{p}$ (Maximum video signal amplitude from precharge level $=2.00 \mathrm{Vp}-\mathrm{p}$ ) <br> DC input bias $=1.80 \pm 0.1 \mathrm{~V}$ |
| 13 | REFHIN | I |  | High reference input pin for ADC 2.92V DC input (typ.) |
| 14 | REFLIN | I | $\pi$ $\pi 7$ | Low reference input pin for ADC 0.82V DC input (typ.) |
| 7 | YIN | I |  | Input pin for video signal to undergo A/D conversion <br> Maximum input amplitude $=2.30 \mathrm{Vp}-\mathrm{p}$ (typ.) <br> Black level = 2.73V DC (typ.) |
| 4 | CAPA2 | O |  | DC bias output pin of the gain control amplifier <br> 3.00V DC output (typ.) |
| 3 | CAP1 | O |  | DC bias output pin of the CDS circuit 1.58V DC output (typ.) |
| 8 | CAPB2 | O | 8 | Clamp level (DC) output pin of the clamp circuit for A/D conversion 2.73V DC output (typ.) |


| $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | Symbol | I/O | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: | :---: |
| 64 | GOUT | O |  | Gain control signal (8-bit DAC for gain control) output pin for AGC |
| 15 | REFH | 0 |  | High reference output pin for ADC <br> Voltage follower output <br> 2.90V DC output (typ.) |
| 16 | REFL | O |  | Low reference output pin for ADC <br> Voltage follower output <br> 0.80V DC output (typ.) |
| 19 | REFBIAS | 0 |  | DC bias output pin for ADC <br> 1.55V DC output (typ.) |
| 38 | ANAB | O |  | D/A converter negative output 0 to 1.24 V output |
| 39 | ANA | 0 |  | D/A converter positive output 0 to 1.24 V output |


| $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | Symbol | I/O | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: | :---: |
| 37 | RREF | 0 |  | DAC reference voltage generation pin 1.32 V DC output (typ.) |
| 33 | CVREF | 0 | (33) | DAC reference voltage output pin 1.32V DC output (typ.) |
| 34 | COMP | 0 | (34) | DAC phase compensation pin 2.18V DC output (typ.) |

Note) For the power supply names in the equivalent circuits, refer to the symbols in the Pin Description.

## Timing Chart

## Horizontal Direction Timing

2MCK: Master clock input for the CXD3152R
MCK: Internal reference clock produced by dividing the input reference clock (2MCK) in half.
MCKO: Latch clock for digital output signal (Inverted MCK signal)
CCDIN: Imaging signal from CCD
SHP: Precharge level sampling pulse input
SHD: Video level sampling pulse input
cblk: Internal composite blanking pulse (for VIDEO output signal)
CSYNC: Composite sync pulse input (in phase for CSYNC_IN and the VIDEO output signal)
A_CLP: Internal pulse for analog clamp
D_CLP: Internal pulse for digital clamp
DOUT[7:0]: 8-bit digital output signal
ANA: Analog output signal

## Vertical Direction Timing

HD: Internal horizontal sync signal
cblk: Internal composite blanking pulse (for VIDEO output signal)
CSYNC: Composite sync pulse input (in phase for CSYNC_IN and the VIDEO output signal)
A_CLP: Internal pulse for analog clamp
D_CLP: Internal pulse for digital clamp
CCDIN: Video signal from the CCD
DOUT[7:0]: 8-bit digital output signal
Horizontal Direction Timing Chart EIA 510H System
Count CLK $=\mathbf{6 0 6 f H}=19.0699 / 2 \mathrm{MHz}$

Horizontal Direction Timing Chart CCIR 510H System
Count CLK $=606 \mathrm{fH}=\mathbf{1 8 . 9 3 7 5} / \mathbf{2 M H z}$

Horizontal Direction Timing Chart EIA 760H System
Count CLK $=910 \mathrm{fH}=\mathbf{2 8 . 6 3 6 3 6} / \mathbf{2 M H z}$

r
Horizontal Direction Timing Chart CCIR 760H System
Count CLK $=\mathbf{9 0 8 f H}=\mathbf{2 8 . 3 7 5 / 2 M H z}$

Vertical Direction Timing Chart EIA 510H/760H System

Vertical Direction Timing Chart CCIR 510H/760H System


## ${ }^{12} \mathrm{C}$ Serial Communication

## 1. Description of communication

The CXD3152R performs serial communication between a PC or an external EEPROM via the $I^{2} C$ bus. In communication with a PC, the PC is the master device and the CXD3152R is the slave device. On the other hand, in communication with an EEPROM, the CXD3152R is the master device and the EEPROM is the slave device. Communication is performed using two signal lines: SDA and SCL. SDA is a bidirectional serial data transfer line, and is used to transfer addresses from master to slave and to transfer data between master and slave. SDA is normally pulled up to Vdd by external resistance of several $k \Omega$. (Therefore, SDA is high at high impedance.) SCL is a bidirectional serial clock transfer line, and is used as the data transfer synchronization clock. SCL is driven by the master device, and like SDA is pulled up to Vod by external resistance of several $k \Omega$.

## 2. Slave address

The CXD3152R ${ }^{2} \mathrm{C}$ slave address is as follows.

$$
[A 6: A 0]=0011111(b)
$$

## 3. $I^{2} \mathrm{C}$ protocol

Communication conforms to the $\mathrm{I}^{2} \mathrm{C}$ bus protocol. Data transfer is started when the bus is not in the busy status. During the data transfer period, the data line must be kept stable while the clock line is high. Otherwise, data line changes while the clock line is high are interpreted as START or STOP conditions.

## - START condition

The START condition occurs before all commands to the device, and is defined as SDA changing from high to low when SCL is high.

## - STOP condition

The STOP condition is defined as SDA changing from low to high when SCL is high. All operations must end in the stop condition.

## 4. Communication timing

During read, the SDA data is taken in sync with the falling edge of SCL. During write, the data is output to SDA after a certain delay time from the falling edge of SCL. The communication data is MSB first. An overview of the byte-write and byte-read timings are described below.

## - Byte-write timing

In the byte-write mode, the master device transmits the START condition and the slave address information (the R/W bit is set to 0 ) to the slave device. After the slave returns an acknowledgement, the master transmits the byte address to be written in the slave address pointer. After receiving the next acknowledgement from the slave, the master transfers the data to be written to the preceding address. The slave device returns an acknowledgement again, and the master generates the STOP condition.


## - Byte-read timing

In the byte-read mode, the master device first transmits the START condition, the slave address, and the byte address of the position to be read to the slave device as a write operation. After the slave returns an acknowledgement, the master transmits the START condition and slave address (at this time the R/W bit is set to 1) again. After that, the slave issues an acknowledgement and transfers the read data. The master generates the STOP condition without transmitting an acknowledgement.


Note 1) The upper 7 bits of the slave address indicate the device address, while the lowermost bit indicates the R/W mode. (Read mode when this bit is high, and write mode when it is low.)
Note 2) The CXD3152R slave address is [A6:A0] = 0011111 (b).
Note 3) ACK is the response acknowledgement signal, and the slave device goes to low.
Note 4) NO ACK means that a response acknowledgement signal is not returned.
Note 5) S: START condition, P: STOP condition

Description of Registers


| Address | Symbol | Part symbol | bit | Description | Default | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 (h) | YGAM2 | YGAM2 | 0 | Gamma correction curve adjustment-2 Sets the intersection between the 2nd approximation line (slope $=3$ ) and the 3rd approximation line (slope $=3 / 2$ ). <br> Setting range: 00 (h) to $3 \mathrm{~F}(\mathrm{~h})$ | OA (h) | W |
|  |  |  | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  | dummy | 6 |  |  |  |
|  |  |  | 7 |  |  |  |
| 16 (h) | YGAM3 | YGAM3 | 0 | Gamma correction curve adjustment-3 Sets the intersection between the 3rd approximation line (slope $=3 / 2$ ) and the 4th approximation line (slope $=1$ ). <br> Setting range: 00 (h) to 7F (h) | 20 (h) | W |
|  |  |  | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  |  | 6 |  |  |  |
|  |  | dummy | 7 |  |  |  |
| 17 (h) | YGAM4 | YGAM4 | 0 | Gamma correction curve adjustment-4 Sets the intersection between the 4th approximation line (slope $=1$ ) and the 5 th approximation line (slope $=3 / 4$ ). <br> Setting range: 00 (h) to 7F (h) | 2E (h) | W |
|  |  |  | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  |  | 6 |  |  |  |
|  |  | dummy | 7 |  |  |  |
| 18 (h) | YGAM5 | YGAM5 | 0 | Gamma correction curve adjustment-5 Sets the intersection between the 5th approximation line (slope $=3 / 4$ ) and the 6th approximation line (slope $=1 / 2$ ). <br> Setting range: 00 ( h ) to 7F ( h ) | 36 (h) | W |
|  |  |  | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  |  | 6 |  |  |  |
|  |  | dummy | 7 |  |  |  |


| Address | Symbol | Part symbol | bit | Description | Default | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 19 (h) | YGAM6 | YGAM6 | 0 | Gamma correction curve adjustment-6 <br> Sets the intersection between the 6th approximation line (slope $=1 / 2$ ) and the 7 th approximation line (slope $=1 / 8$ ). <br> Setting range: 00 (h) to 7F (h) <br> The 7th approximation line is used for knee processing. | 41 (h) | W |
|  |  |  | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  |  | 6 |  |  |  |
|  |  | dummy | 7 |  |  |  |
| 1A (h) | HAPGAIN | HAPGAIN | 0 | Horizontal aperture correction signal gain setting The gain changes linearly from 0 (h) to 7 (h). 0 (h): $\times 0$ <br> F (h): Maximum gain | 09 (h) | W |
|  |  |  | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  | dummy | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  |  | 6 |  |  |  |
|  |  |  | 7 |  |  |  |
| 1 B (h) | HAPCORE | HAPCORE1 | 0 | Horizontal aperture correction signal noise suppression (coring) characteristics setting OUTPUT = INPUT - HAPCORE1 If (OUTPUT < 0), OUTPUT = 0 <br> 00 (h): Noise suppression off <br> 3F (h): Maximum noise suppression level | 02 (h) | W |
|  |  |  | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  | HAPCORE2 | 6 | Horizontal aperture correction signal noise suppression (coring) characteristics setting OUTPUT = INPUT <br> If (OUTPUT $\leq$ HAPCORE2), OUTPUT $=0$ <br> 00 (h): Noise suppression off <br> $3 \mathrm{~F}(\mathrm{~h})$ : Maximum noise suppression level | 00 (h) |  |
|  |  |  | 7 |  |  |  |
| 1C (h) | VAPGAIN | VAPGAIN | 0 | Vertical aperture correction signal gain setting The gain changes linearly from $0(h)$ to $F(h)$. 0 (h): $\times 0$ <br> $\mathrm{F}(\mathrm{h})$ : Maximum gain | 04 (h) | w |
|  |  |  | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  |  | 6 |  |  |  |
|  |  |  | 7 |  |  |  |


| Address | Symbol | Part symbol | bit | Description | Default | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1D (h) | VAPCORE | VAPCORE1 | 0 | Vertical aperture correction signal noise suppression (coring) characteristics setting OUTPUT = INPUT - VAPCORE1 If (OUTPUT < 0), OUTPUT = 0 00 (h): Noise suppression off <br> 3F (h): Maximum noise suppression level | 02 (h) | W |
|  |  |  | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  | VAPCORE2 | 6 | Vertical aperture correction signal noise suppression (coring) characteristics setting OUTPUT = INPUT <br> If (OUTPUT $\leq$ VAPCORE2), OUTPUT $=0$ <br> 00 (h): Noise suppression off <br> $3 \mathrm{~F}(\mathrm{~h})$ : Maximum noise suppression level | 00 (h) |  |
|  |  |  | 7 |  |  |  |
| 1E (h) | APCLIP | LCLIP | 0 | Aperture correction signal minus side clip level setting OUTPUT = INPUT If (INPUT $\leq$ LCLIP), OUTPUT = LCLIP <br> 0 (h): Maximum clip level <br> $\mathrm{F}(\mathrm{h})$ : Minimum clip level | 04 (h) | W |
|  |  |  | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  | HCLIP | 4 | Aperture correction signal plus side clip level setting OUTPUT = INPUT <br> If (INPUT $\geq$ HCLIP), OUTPUT = HCLIP <br> 0 (h): Maximum clip level <br> F (h): Minimum clip level | 06 (h) |  |
|  |  |  | 5 |  |  |  |
|  |  |  | 6 |  |  |  |
|  |  |  | 7 |  |  |  |
| 1F (h) | AT_APCORE | AT_APCORE | 0 | Aperture correction signal coring level DGC link setting <br> $0 \times 0$ : Coring off <br> 0x1F: Maximum coring level | 1F (h) | W |
|  |  |  | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  | dummy | 5 |  |  |  |
|  |  |  | 6 |  |  |  |
|  |  |  | 7 |  |  |  |
| 20 (h) | YGAIN1 | YGAIN1 | 0 | Signal gain setting when GAMMA1 and GAMMA2 are set to 00 (gamma $=0.45$ ) | 3C (h) | W |
|  |  |  | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  | dummy | 6 |  |  |  |
|  |  |  | 7 |  |  |  |


| Address | Symbol | Part symbol | bit | Description | Default | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 21 (h) | YGAIN2 | YGAIN2 | 0 | Signal gain setting when GAMMA1 and GAMMA2 are set to 10 (gamma $=0.6$ ) | 1F (h) | W |
|  |  |  | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  | dummy | 6 |  |  |  |
|  |  |  | 7 |  |  |  |
| 22 (h) | YGAIN3 | YGAIN3 | 0 | Signal gain setting when GAMMA1 and GAMMA2 are set to 01 (gamma =1.0) | 18 (h) | W |
|  |  |  | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  | dummy | 6 |  |  |  |
|  |  |  | 7 |  |  |  |
| 23 (h) | YGAIN4 | YGAIN4 | 0 | Signal gain setting when GAMMA1 and GAMMA2 are set to 11 (gamma = S) | 3A (h) | W |
|  |  |  | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  | dummy | 6 |  |  |  |
|  |  |  | 7 |  |  |  |
| 24 (h) | PED | PED | 0 | Pedestal level setting <br> The pedestal level changes linearly from 0 (h) to $F(h)$. <br> 00 (h): Low <br> 17 (h): 7.5 IRE <br> 3F (h): High | 17 (h) | W |
|  |  |  | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  |  | 6 |  |  |  |
|  |  | dummy | 7 |  |  |  |


| Address | Symbol | Part symbol | bit | Description | Default | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 25 (h) | LOWCLIP | LCLIP | 0 | Clip level setting for the black level and lower $0:-20$ IRE, 1: Pedestal level | 00 (h) | w |
|  |  | dummy | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  |  | 6 |  |  |  |
|  |  |  | 7 |  |  |  |
| 27 (h) | CHARA_G | CHARA_G | 0 | Externally input 1-bit character signal gain setting 00 (h): -85 IRE <br> 20 (h): $\pm 0$ <br> $3 \mathrm{~F}(\mathrm{~h}):+85$ IRE | 32 (h) | W |
|  |  |  | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  | dummy | 6 |  |  |  |
|  |  |  | 7 |  |  |  |
| 28 (h) | WT_CLIP | WT_CLIP | 0 | White clip level setting | C4 (h) | W |
|  |  |  | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  |  | 6 |  |  |  |
|  |  |  | 7 |  |  |  |
| 29 (h) | BK_CLIP | BK_CLIP | 0 | Video signal minus component clip level setting | 1D (h) | W |
|  |  |  | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  | dummy | 6 |  |  |  |
|  |  |  | 7 |  |  |  |


| Address | Symbol | Part symbol | bit | Description | Default | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 A (h) | APGAM1 | APGAM1 | 0 | Aperture signal gamma correction characteristics setting <br> Sets the intersection of the 1st approximation line (slope $=2$ ) which passes through the origin and the 2nd approximation line (slope $=1$ ). <br> Setting range: 00 (h) to 3F (h) | 3 F (h) | W |
|  |  |  | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  | dummy | 6 |  |  |  |
|  |  |  | 7 |  |  |  |
| 2B (h) | APGAM2 | APGAM2 | 0 | Aperture signal gamma correction characteristics setting <br> Sets the intersection of the 2nd approximation line $($ slope $=1)$ and the 3rd approximation line (slope $=$ 1/2). <br> Setting range: 00 (h) to 7F (h) | 7 F (h) | W |
|  |  |  | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  |  | 6 |  |  |  |
|  |  | dummy | 7 |  |  |  |
| 2 C (h) | APSW | APSW | 0 | Aperture correction signal added position setting 0 : After gamma correction, 1: Before gamma correction | 01 (h) | W |
|  |  | dummy | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  |  | 6 |  |  |  |
|  |  |  | 7 |  |  |  |
| 32 (h) | AGC_REF | AGC_REF | 0 | Reference level setting for auto gain control integral value | 18 (h) | W |
|  |  |  | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  |  | 6 |  |  |  |
|  |  | dummy | 7 |  |  |  |


| Address | Symbol | Part symbol | bit | Description | Default | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 33 (h) | DGCMIN | DGCMIN | 0 <br> 1 <br> 2 <br> 3 <br> 4 <br> 5 <br> 6 <br> 7 | Digital gain control (DGC) minimum gain limiter setting <br> Valid when DGC = 1 <br> When $\operatorname{DGC}=0$, this is the digital gain manual setting register. <br> 20 (h) : $\times 1.0$ times <br> ( $1 \mathrm{~F}(\mathrm{~h})$ and lower settings are prohibited) <br> FF (h) : $\times 8.0$ times | 20 (h) | W |
| 34 (h) | DGCMAX | DGCMAX | 0 <br> 1 <br> 2 <br> 3 <br> 4 <br> 5 <br> 6 <br> 7 | ```Digital gain control (DGC) maximum gain limiter setting Valid when DGC = 1 20(h): <1.0 times (1F (h) and lower settings are prohibited) 0xA0 : }\times5.0\mathrm{ times 0xFF: }\times8.0\mathrm{ times``` | A0 (h) | W |
| 35 (h) | AGCMIN | AGCMIN | 0 <br> 0 <br> 1 <br> 2 <br> 3 <br> 4 <br> 5 <br> 6 | Analog gain control (AGC) minimum gain limiter setting <br> Valid when AGC = 1 <br> When $A G C=0$, this is the analog gain manual setting register. <br> 00 (h) : Min <br> 7F (h) : Max | 00 (h) | W |
| 36 (h) | AGCMAX | AGCMAX | 0 <br> 1 <br> 2 <br> 3 <br> 4 <br> 5 <br> 6 <br> 7 | ```Analog gain control (AGC) maximum gain limiter setting Valid when AGC = 1 00 (h) : Min 7F (h): Max``` | 59 (h) | W |


| Address | Symbol | Part symbol | bit | Description | Default | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 37 (h) | AGCWAIT | AGCWAIT | 0 | Auto gain control time constant setting Hold time (Hold_time) or feedback time (FB_time) can be selected by the SW setting. Hold_time $=($ AGCWAIT $\times 2+2) \times \mathrm{Vt}$ Vt: 1/60 (EIA), 1/50 (CCIR) <br> (FB_time also uses the above formula.) | 1D (h) | w |
|  |  |  | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  | SW | 5 | Hold time/feedback time selection 0: Hold_time, 1: FB_time | 00 (h) |  |
|  |  | dummy | 6 |  |  |  |
|  |  |  | 7 |  |  |  |
| 38 (h) | AGCTM | AGCTM | 0 | Auto gain control feedback time setting 0: Low speed, 1: High speed | 00 (h) | W |
|  |  | dummy | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  |  | 6 |  |  |  |
|  |  |  | 7 |  |  |  |
| 39 (h) | AGCHD | AGCHD | 0 | Auto gain control hold setting 0 : Normal operation, 1: Hold | 00 (h) | W |
|  |  | dummy | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  |  | 6 |  |  |  |
|  |  |  | 7 |  |  |  |
| 4C (h) | MAX_N_DEF | MAX_N_DEF | 0 | Maximum number of registered blemishes setting Maximum 10 points | OA (h) | w |
|  |  |  | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  | dummy | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  |  | 6 |  |  |  |
|  |  |  | 7 |  |  |  |


| Address | Symbol | Part symbol | bit | Description | Default | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5A (h) | DEFRES | DEFRES | 0 | Blemish detection operation reset 0: Reset, 1: Normal | 01 (h) | W |
|  |  | dummy | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  |  | 6 |  |  |  |
|  |  |  | 7 |  |  |  |
| 64 (h) | DEF01 | X[0:7] | 0 | Lower 8 bits of blemish pixel X address | 00 (h) | R/W |
|  |  |  | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  |  | 6 |  |  |  |
|  |  |  | 7 |  |  |  |
| 65 (h) | DEF02 | X[8:9] | 0 | Upper 2 bits of blemish pixel X address | 00 (h) | R/W |
|  |  |  | 1 |  |  |  |
|  |  | Y[0:5] | 2 | Lower 6 bits of blemish pixel Y address | 00 (h) |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  |  | 6 |  |  |  |
|  |  |  | 7 |  |  |  |
| 66 (h) | DEF03 | Y[6:8] | 0 | Upper 3 bits of blemish pixel Y address | 00 (h) | R/W |
|  |  |  | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  | D[0:4] | 3 | DO: EVEN $Y$ address offset data relative to ODD 0 : Offset value 0,1 : Offset value 1 | 00 (h) |  |
|  |  |  | 4 | Fixed to 1 |  |  |
|  |  |  | 5 | D2: Valid data/invalid data 0 : Invalid data, 1: Valid data |  |  |
|  |  |  | 6 | D3: Internal data/external data 0: External, 1: Internal |  |  |
|  |  |  | 7 | dummy |  |  |


| Address | Symbol | Part symbol ${ }^{\text {bit }}$ | Description | Default | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 67 (h) | DEF11 | Omitted: Same as DEF01 |  |  |  |
| 68 (h) | DEF12 | Omitted: Same as DEF02 |  |  |  |
| 69 (h) | DEF13 | Omitted: Same as DEF03 |  |  |  |
| 6 A (h) | DEF21 | Omitted: Same as DEF01 |  |  |  |
| 6B (h) | DEF22 | Omitted: Same as DEF02 |  |  |  |
| 6C (h) | DEF23 | Omitted: Same as DEF03 |  |  |  |
| 6D (h) | DEF31 | Omitted: Same as DEF01 |  |  |  |
| 6 E (h) | DEF32 | Omitted: Same as DEF02 |  |  |  |
| 6F (h) | DEF33 | Omitted: Same as DEF03 |  |  |  |
| 70 (h) | DEF41 | Omitted: Same as DEF01 |  |  |  |
| 71 (h) | DEF42 | Omitted: Same as DEF02 |  |  |  |
| 72 (h) | DEF43 | Omitted: Same as DEF03 |  |  |  |
| 73 (h) | DEF51 | Omitted: Same as DEF01 |  |  |  |
| 74 (h) | DEF52 | Omitted: Same as DEF02 |  |  |  |
| 75 (h) | DEF53 | Omitted: Same as DEF03 |  |  |  |
| 76 (h) | DEF61 | Omitted: Same as DEF01 |  |  |  |
| 77 (h) | DEF62 | Omitted: Same as DEF02 |  |  |  |
| 78 (h) | DEF63 | Omitted: Same as DEF03 |  |  |  |
| 79 (h) | DEF71 | Omitted: Same as DEF01 |  |  |  |
| 7 A (h) | DEF72 | Omitted: Same as DEF02 |  |  |  |
| 7 B (h) | DEF73 | Omitted: Same as DEF03 |  |  |  |
| 7C (h) | DEF81 | Omitted: Same as DEF01 |  |  |  |
| 7D (h) | DEF82 | Omitted: Same as DEF02 |  |  |  |
| 7E (h) | DEF83 | Omitted: Same as DEF03 |  |  |  |
| 7 F (h) | DEF91 | Omitted: Same as DEF01 |  |  |  |
| 80 (h) | DEF92 | Omitted: Same as DEF02 |  |  |  |
| 81 (h) | DEF93 | Omitted: Same as DEF03 |  |  |  |



| Address | Symbol | Part symbol | bit | Description | Default | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 99 (h) | EIA | EIA | 0 | TV mode switching (Same function as EIA pin) 0: EIA, 1: CCIR | 00 (h) | W |
|  |  | SW | 1 | Register setting/pin setting selection 0 : Pin setting, 1: Register setting | 00 (h) |  |
|  |  | dummy | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  |  | 6 |  |  |  |
|  |  |  | 7 |  |  |  |
| 9A (h) | CCD | CCD | 0 | CCD number of horizontal pixels switching (Same function as CCD pin) $0: 510 \mathrm{H}$ system, $1: 760 \mathrm{H}$ system | 00 (h) | W |
|  |  | SW | 1 | Register setting/pin setting selection 0 : Pin setting, 1: Register setting | 00 (h) |  |
|  |  | dummy | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  |  | 6 |  |  |  |
|  |  |  | 7 |  |  |  |
| 9 B (h) | MIRROR | MIR | 0 | Mirror inversion switching (Same function as MIRROR pin) 0 : Standard, 1: Mirror | 00 (h) | w |
|  |  | SW | 1 | Register setting/pin setting selection 0 : Pin setting, 1: Register setting | 00 (h) |  |
|  |  | dummy | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  |  | 6 |  |  |  |
|  |  |  | 7 |  |  |  |


| Address | Symbol | Part symbol | bit | Description | Default | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 9C (h) | APCON | APCON | 0 | Aperture correction switching (Same function as APCON pin) $0:$ Off, 1: On | 00 (h) | W |
|  |  | SW | 1 | Register setting/pin setting selection 0: Pin setting, 1: Register setting | 00 (h) |  |
|  |  | dummy | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  |  | 6 |  |  |  |
|  |  |  | 7 |  |  |  |
| 9D (h) | OVSA | DACSW | 0 | DA conversion frequency setting 0: 2MCKI/2, 1: 2MCKI | 01 (h) | W |
|  |  | dummy | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  |  | 6 |  |  |  |
|  |  |  | 7 |  |  |  |
| 9E (h) | DEFECT | DEFECT | 0 | Blemish compensation function switching (Same function as DEFECT pin) $0: \text { Off, 1: On }$ | 00 (h) | W |
|  |  | SW | 1 | Register setting/pin setting selection 0: Pin setting, 1: Register setting | 00 (h) |  |
|  |  | dummy | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  |  | 6 |  |  |  |
|  |  |  | 7 |  |  |  |
| 9F (h) | DACSW | DSCSW | 0 | Video output DAC on/off 0 : On, 1: Off | 00 (h) | W |
|  |  | dummy | 1 |  |  |  |
|  |  |  | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  |  | 6 |  |  |  |
|  |  |  | 7 |  |  |  |


| Address | Symbol | Part symbol | bit | Description | Default | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A0 (h) | OEB | OEB | 0 | Digital output (YO to Y7) switching (Same function as OEB pin) 0: Output, 1: Hi-Z | 00 (h) | W |
|  |  | SW | 1 | Register setting/pin setting selection 0 : Pin setting, 1: Register setting | 00 (h) |  |
|  |  | dummy | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  |  | 6 |  |  |  |
|  |  |  | 7 |  |  |  |
| A1 (h) | CHARA | CHARA | 0 | 1-bit character signal input switching (Same function as CHARA pin) | 00 (h) | W |
|  |  | SW | 1 | Register setting/pin setting selection 0 : Pin setting, 1: Register setting | 00 (h) |  |
|  |  | dummy | 2 |  |  |  |
|  |  |  | 3 |  |  |  |
|  |  |  | 4 |  |  |  |
|  |  |  | 5 |  |  |  |
|  |  |  | 6 |  |  |  |
|  |  |  | 7 |  |  |  |

## Using the EEPROM

The CXD3152R can connect an external EEPROM which supports the $I^{2} \mathrm{C}$ bus. Normally, read and write to and from the EEPROM are performed from the PC master via the $I^{2} \mathrm{C}$ bus to the slave EEPROM. Also, this IC can automatically read the user-set register values during power-on by writing the addresses and setting values for up to 64 registers in the EEPROM. (At this time this IC is the master device and the EEPROM is the slave device.)
The serial EEPROM S-24C01B made by Seiko Instruments Co., Ltd. or equivalent product can be used as the external EEPROM.
The external EEPROM load timing during power-on or register reset is shown below for when an EEPROM is mounted and not mounted. The $\mathrm{I}^{2} \mathrm{C}$ bus is occupied by the EEPROM load at this period, so when using the $\mathrm{I}^{2} \mathrm{C}$ bus, other communication by the master device is prohibited for the following times from the rising edge of REGRESS.


## Package Outline

Unit: mm

64PIN LQFP (PLASTIC)


DETAIL A

| SONY CODE | LQFP-64P-L061 |
| :--- | :--- |
| EIAJ CODE | LQFP064-P-1010-AY |
| JEDEC CODE | - |

PACKAGE STRUCTURE

| PACKAGE MATERIAL | EPOXY RESIN |
| :--- | :--- |
| LEAD TREATMENT | SOLDER PLATING |
| LEAD MATERIAL | 42 ALLOY |
| PACKAGE MASS | 0.3 g |


[^0]:    Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

[^1]:    * For the test circuit conditions, refer to the Analog Characteristics Test Circuit.

